設(shè)計(jì)異步多時(shí)鐘系統(tǒng)的綜合以及描述技巧  文件大�。�183 授權(quán)方式：免費(fèi) 軟件類(lèi)別：資料 軟件語(yǔ)言：簡(jiǎn)體中文 運(yùn)行環(huán)境：Win9x/Me/NT/2000 所需點(diǎn)數(shù)：機(jī)電之家  E-mail 相關(guān)鏈接：開(kāi)發(fā)商主頁(yè)  程序演示 更新時(shí)間：2009-4-28 10:01:00 解壓密碼： 推薦等級(jí)： 下載次數(shù)：

下載地址

下載地址1

本資料下載需扣點(diǎn)數(shù)：0點(diǎn), 扣金錢(qián)數(shù)：0元
相關(guān)軟件

• FPGA原型設(shè)計(jì)－－軟件最重要！(5)
• 基于LM35溫度傳感器的溫控系統(tǒng)設(shè)計(jì)(12)
• 70_華碩內(nèi)部的PCB設(shè)計(jì)規(guī)范(26)
• 54_《振蕩電路的設(shè)計(jì)與應(yīng)用》(5648)
• 196_手把手教您 Verilog HDL硬件描述語(yǔ)言(3046)

軟件簡(jiǎn)介

設(shè)計(jì)異步多時(shí)鐘系統(tǒng)的綜合以及描述技巧

Synthesis and Scripting Techniques for Designing Multi-
Asynchronous Clock Designs

ABSTRACT
Designing a pure, one-clock synchronous design is a luxury that few ASIC designers will ever know. Most of the
ASICs that are ever designed are driven by multiple asynchronous clocks and require special data, control-signal
and verification handling to insure the timely completion of a robust working design.
SNUG-2001
San Jose, CA
Voted Best Paper
3rd Place